

CS2507 Computer Architecture

Lecture 3

The Instruction Set

The 8085 Processor

The 8085 processor is an 8-bit CPU. It has an 8-bit accumulator (ACC or A) with a 16-bit PC. Thus the maximum addressable main memory size is 64K. Other registers are:

BC	16-bit register B or 8-bit registers B and C	General purpose
DE	16-bit register D or 8-bit registers D and E	General purpose
HL	16-bit register H or 8-bit registers H and L	Data pointer
SP	16-bit address register	Stack pointer
Flags	8-bit flags register	Contains 5 condition flags

Instructions are variable-length and can occupy 1, 2 or 3 bytes.

Operand addressing modes available are implied, register, immediate, direct and register indirect (using the BC, DE and HL register pairs as 16-bit pointers to memory).

Conditions are indicated by setting 1-bit flags to show the result of an ALU operation. The flags can be tested using conditional jump, call or return instructions. There are 5 condition flags: Sign (s), Zero (z), Auxiliary Carry (ac), Parity (P) and Carry (cy). These flags are padded with 3 extra bits to form an 8-bit Flags register, so that s, z, ac, p and cy occupy bits 7, 6, 4, 2 and 0 of the Flags register. The Flags register is not accessible as an entity in its own right, but forms the low byte of the 16-bit Program Status Word (PSW). The high byte of the PSW is obtained from the A register. The PSW is accessible only via PUSH and POP stack operations.

The Sign flag is set when the result of an ALU operation is negative, according to the Two's Complement number representation. The Zero flag is set when the result of an operation is zero. The Auxiliary Carry flag is not explicitly accessible by conditional test instructions, but is used internally in the Binary Coded Decimal (BCD) correction instruction, Decimal Adjust Accumulator (DAA). The Parity flag is set if the A register contains an even number of 1 bits, a condition known as even parity. The Carry flag is set when a carry out of bit 7 occurs as a result of an arithmetic operation.

Memory is byte-organised, with the Little-Endian convention employed for the storage of

multiple-byte quantities.

Stack is located off-chip, in main memory and is accessed through the SP. The stack expands into memory locations having lower addresses than those already occupied. The SP is decremented before a byte is saved on the stack. Only 16-bit quantities are moved to and from the stack.

There is an allowance for a separate address space via Input and Output instructions.

The ALU directly provides for addition and subtraction (including increment and decrement) of signed and unsigned 8-bit integers, although a few 16-bit operations are permitted. Comparisons are performed by internal subtraction with modification to allow for special cases. Logical AND, OR, NOT and XOR operations are provided, as are single-bit rotations of 8- and 9-bit quantities.

Machine control includes instructions to enable and disable interrupts, set and read an interrupt mask as well as the standard No-operation and Halt instructions.

Software interrupts allow for 8 levels of Supervisor Call (SVC).

Instructions by Class

Data Movement Group

MOV ra, rb	Move (Copy) contents of rb to ra	$r8[a] \leftarrow r8[b]$
MOV M, r	Move contents of r to memory	$m<HL> \leftarrow r8$
MOV r8, M	Move contents of memory to register	$r8 \leftarrow m<HL>$
MVI r8, imm8	Move immediate data to register	$r8 \leftarrow \text{imm8}$
MVI M, imm8	Move immediate data to memory	$m<HL> \leftarrow \text{imm8}$
LXI B, imm16	Move immed data to register pair BC	$B \leftarrow \text{imm16}[8..15];$ $C \leftarrow \text{imm16}[0..7]$
LXI D, imm16	Move immed data to register pair DE	$D \leftarrow \text{imm16}[8..15];$ $E \leftarrow \text{imm16}[0..7]$
LXI H, imm16	Move immed data to register pair HL	$H \leftarrow \text{imm16}[8..15];$ $L \leftarrow \text{imm16}[0..7]$
STAX B	Store indirect	$m<BC> \leftarrow A$

STAX D	Store indirect	$m < DE > \leftarrow A$
LDAX B	Load indirect	$A \leftarrow m < BC >$
LDAX D	Load indirect	$A \leftarrow m < DE >$
STA addr	Store A direct	$m < addr > \leftarrow A$
LDA addr	Load A direct	$A \leftarrow m < addr >$
SHLD addr	Store H & L direct	$m < addr > \leftarrow L;$ $m < addr + 1 > \leftarrow H$
LHLD addr	Load H & L direct	$L \leftarrow m < addr >;$ $H \leftarrow m < addr + 1 >$
XCHG	Exchange contents of DE and HL	$D \leftrightarrow H; E \leftrightarrow L$

Stack Operations

PUSH B	$SP \leftarrow SP - 1; m < SP > \leftarrow B; SP \leftarrow SP - 1; m < SP > \leftarrow C$
PUSH D	$SP \leftarrow SP - 1; m < SP > \leftarrow D; SP \leftarrow SP - 1; m < SP > \leftarrow E$
PUSH H	$SP \leftarrow SP - 1; m < SP > \leftarrow H; SP \leftarrow SP - 1; m < SP > \leftarrow L$
PUSH PSW	$SP \leftarrow SP - 1; m < SP > \leftarrow \text{Flags}; SP \leftarrow SP - 1; m < SP > \leftarrow A$
POP B	$C \leftarrow m < SP >; SP \leftarrow SP + 1; B \leftarrow m < SP >; SP \leftarrow SP + 1$
POP D	$C \leftarrow m < SP >; SP \leftarrow SP + 1; B \leftarrow m < SP >; SP \leftarrow SP + 1$
POP H	$C \leftarrow m < SP >; SP \leftarrow SP + 1; B \leftarrow m < SP >; SP \leftarrow SP + 1$
POP PSW	$C \leftarrow m < SP >; SP \leftarrow SP + 1; B \leftarrow m < SP >; SP \leftarrow SP + 1$
XTHL	$L \leftrightarrow m < SP >; H \leftrightarrow m < SP + 1 >$
SPHL	$SP \leftarrow HL$
LXI SP, imm16	$SP \leftarrow \text{imm16}$
INX SP	$SP \leftarrow SP + 1$
DCX SP	$SP \leftarrow SP - 1$

Branch Group: Jump, Call, Return

JMP addr	$\text{PC} \leftarrow \text{addr}$
JC addr	if cy then $\text{PC} \leftarrow \text{addr}$
JNC addr	if !cy then $\text{PC} \leftarrow \text{addr}$
JZ addr	if z then $\text{PC} \leftarrow \text{addr}$
JNZ addr	if !z then $\text{PC} \leftarrow \text{addr}$
JP addr	if !s then $\text{PC} \leftarrow \text{addr}$
JM addr	if s then $\text{PC} \leftarrow \text{addr}$
JPE addr	if p then $\text{PC} \leftarrow \text{addr}$
JPO addr	if !p then $\text{PC} \leftarrow \text{addr}$
PCHL	$\text{PC} \leftarrow \text{HL}$
CALL addr	$\text{SP} \leftarrow \text{SP} - 1; m\langle\text{SP}\rangle \leftarrow \text{PC}[8..15];$ $\text{SP} \leftarrow \text{SP} - 1; m\langle\text{SP}\rangle \leftarrow \text{PC}[0..7];$ $\text{PC} \leftarrow \text{addr}$
CC	if cy then { $\text{SP} \leftarrow \text{SP} - 1; m\langle\text{SP}\rangle \leftarrow \text{PC}[8..15];$ $\text{SP} \leftarrow \text{SP} - 1; m\langle\text{SP}\rangle \leftarrow \text{PC}[0..7];$ $\text{PC} \leftarrow \text{addr}$ }
CNC	if !cy then { $\text{SP} \leftarrow \text{SP} - 1; m\langle\text{SP}\rangle \leftarrow \text{PC}[8..15];$ $\text{SP} \leftarrow \text{SP} - 1; m\langle\text{SP}\rangle \leftarrow \text{PC}[0..7];$ $\text{PC} \leftarrow \text{addr}$ }
CZ	if z then { $\text{SP} \leftarrow \text{SP} - 1; m\langle\text{SP}\rangle \leftarrow \text{PC}[8..15];$ $\text{SP} \leftarrow \text{SP} - 1; m\langle\text{SP}\rangle \leftarrow \text{PC}[0..7];$ $\text{PC} \leftarrow \text{addr}$ }
CNZ	if !z then { $\text{SP} \leftarrow \text{SP} - 1; m\langle\text{SP}\rangle \leftarrow \text{PC}[8..15];$ $\text{SP} \leftarrow \text{SP} - 1; m\langle\text{SP}\rangle \leftarrow \text{PC}[0..7];$ $\text{PC} \leftarrow \text{addr}$ }

CP	if !s then {SP \leftarrow SP - 1; m $<\text{SP}>$ \leftarrow PC[8..15]; SP \leftarrow SP - 1; m $<\text{SP}>$ \leftarrow PC[0..7]; PC \leftarrow addr}
CM	if s then {SP \leftarrow SP - 1; m $<\text{SP}>$ \leftarrow PC[8..15]; SP \leftarrow SP - 1; m $<\text{SP}>$ \leftarrow PC[0..7]; PC \leftarrow addr}
CPE	if p then {SP \leftarrow SP - 1; m $<\text{SP}>$ \leftarrow PC[8..15]; SP \leftarrow SP - 1; m $<\text{SP}>$ \leftarrow PC[0..7]; PC \leftarrow addr}
CPO	if !p then {SP \leftarrow SP - 1; m $<\text{SP}>$ \leftarrow PC[8..15]; SP \leftarrow SP - 1; m $<\text{SP}>$ \leftarrow PC[0..7]; PC \leftarrow addr}
RET	PC[0..7] \leftarrow m $<\text{SP}>$; SP \leftarrow SP + 1; PC[8..15] \leftarrow m $<\text{SP}>$; SP \leftarrow SP + 1
RC	if cy then {PC[0..7] \leftarrow m $<\text{SP}>$; SP \leftarrow SP + 1; PC[8..15] \leftarrow m $<\text{SP}>$; SP \leftarrow SP + 1}
RNC	if !cy then {PC[0..7] \leftarrow m $<\text{SP}>$; SP \leftarrow SP + 1; PC[8..15] \leftarrow m $<\text{SP}>$; SP \leftarrow SP + 1}
RZ	if z then {PC[0..7] \leftarrow m $<\text{SP}>$; SP \leftarrow SP + 1; PC[8..15] \leftarrow m $<\text{SP}>$; SP \leftarrow SP + 1}
RNZ	if !z then {PC[0..7] \leftarrow m $<\text{SP}>$; SP \leftarrow SP + 1; PC[8..15] \leftarrow m $<\text{SP}>$; SP \leftarrow SP + 1}
RP	if !s then {PC[0..7] \leftarrow m $<\text{SP}>$; SP \leftarrow SP + 1; PC[8..15] \leftarrow m $<\text{SP}>$; SP \leftarrow SP + 1}
RM	if s then {PC[0..7] \leftarrow m $<\text{SP}>$; SP \leftarrow SP + 1; PC[8..15] \leftarrow m $<\text{SP}>$; SP \leftarrow SP + 1}

RPE	if p then {PC[0..7] \leftarrow m<SP>; SP \leftarrow SP + 1; PC[8..15] \leftarrow m<SP>; SP \leftarrow SP + 1}
RPO	if !p then {PC[0..7] \leftarrow m<SP>; SP \leftarrow SP + 1; PC[8..15] \leftarrow m<SP>; SP \leftarrow SP + 1}

Arithmetic Group

INR r8	r8 \leftarrow r8 + 1
DCR r8	r8 \leftarrow r8 - 1
INR M	m<HL> \leftarrow m<HL> + 1
DCR M	m<HL> \leftarrow m<HL> - 1
INX B	BC \leftarrow BC + 1
INX D	DE \leftarrow DE + 1
INX H	HL \leftarrow HL + 1
DCX B	BC \leftarrow BC - 1
DCX D	DE \leftarrow DE - 1
DCX H	HL \leftarrow HL - 1
ADD r8	A \leftarrow A + r8
ADC r8	A \leftarrow A + r8 + C
ADD M	A \leftarrow A + m<HL>
ADC M	A \leftarrow A + m<HL> + C
ADI imm8	A \leftarrow A + imm8
ACI imm8	A \leftarrow A + imm8 + C
DAD B	HL \leftarrow HL + BC
DAD D	HL \leftarrow HL + DE
DAD H	HL \leftarrow HL + HL
DAD SP	HL \leftarrow HL + SP
SUB r8	A \leftarrow A - r8

SBB r8	$A \leftarrow A - r8 - C$
SUB M	$A \leftarrow A - m <HL>$
SBB M	$A \leftarrow A - m <HL> - C$
SUI imm8	$A \leftarrow A - imm8$
SBI imm8	$A \leftarrow A - imm8 - C$

Logical Group

ANA r8	$A \leftarrow A \text{ AND } r8$
XRA r8	$A \leftarrow A \text{ XOR } r8$
ORA r8	$A \leftarrow A \text{ OR } r8$
CMP r8	$A - r8$ (Flags affected; no operation result saved)
ANI imm8	$A \leftarrow A \text{ AND } imm8$
XRI imm8	$A \leftarrow A \text{ XOR } imm8$
ORI imm8	$A \leftarrow A \text{ OR } imm8$
CPI imm8	$A - imm8$ (Flags affected; no operation result saved)
RLC	$cy \leftarrow A7; A7 \leftarrow A6; A6 \leftarrow A5; A5 \leftarrow A4; A4 \leftarrow A3;$ $A3 \leftarrow A2; A2 \leftarrow A1; A1 \leftarrow A0; A0 \leftarrow cy$
RRC	$cy \leftarrow A0; A0 \leftarrow A1; A1 \leftarrow A2; A2 \leftarrow A3; A3 \leftarrow A4;$ $A4 \leftarrow A5; A5 \leftarrow A6; A6 \leftarrow A7; A7 \leftarrow cy;$
RAL	$tmp \leftarrow cy; cy \leftarrow A7; A7 \leftarrow A6; A6 \leftarrow A5; A5 \leftarrow A4;$ $A4 \leftarrow A3; A3 \leftarrow A2; A2 \leftarrow A1; A1 \leftarrow A0; A0 \leftarrow tmp$
RAR	$tmp \leftarrow cy; cy \leftarrow A0; A0 \leftarrow A1; A1 \leftarrow A2; A2 \leftarrow A3;$ $A3 \leftarrow A4; A4 \leftarrow A5; A5 \leftarrow A6; A6 \leftarrow A7; A7 \leftarrow tmp;$

Special ALU Group

CMA	$A \leftarrow \text{NOT } A$
STC	$\text{cy} \leftarrow 1$
CMC	$\text{cy} \leftarrow \text{NOT cy}$
DAA	if ($A[0..3] > 9$) OR ($\text{ac} = 1$) then { $A \leftarrow A + 6$ }; if ($A[4..8] > 9$) OR ($\text{cy} = 1$) then { $A \leftarrow A + 60H$ }

Machine Control Group

EI	Enable interrupts after execution of next instruction
DI	Disable interrupts after execution of this instruction
NOP	Do nothing
HLT	Halt the instruction cycle.

Mask & Serial I/O Group

RIM	Read Interrupt Mask
Following execution of RIM, the A register contains:	
	A0, A1, A2: RST5.5, RST6.5, RST7.5 masks; 1 = masked
	A3: Interrupt Enable Flag; 1 = enabled
	A4, A5, A6: Pending Interrupts; 1 = Pending
	A7: Serial Input Data bit
SIM	Set Interrupt Mask
Before execution of SIM, the A register must be set as follows:	
	A0, A1, A2: RST5.5, RST6.5, RST7.5; 0 = enabled; 1 = masked
	A3: Mask Set Enable; 0 = Ignore A0 - A2; 1 = Apply A0-A2.
	A4: if A4 == 1, reset RST7.5 latch to OFF.
	A5: ignore
	A6: if A6 == 1, output A7 to Serial Output Data latch
	A7: ignore if A6 == 0

Restart (Software Interrupt) Group

RST code $SP \leftarrow SP - 1; m<SP> \leftarrow PC[8..15];$
 $SP \leftarrow SP - 1; m<SP> \leftarrow PC[0..7];$
 $PC \leftarrow \text{code} * 8$

Note: The RST *code* operand is limited to a value between 0 and 7. Therefore, the address of the next instruction executed is one of the values 0, 8, 10H, 18H, 20H, 28H, 30H, 38H.

Power-on or RESET sets the PC to 0.

In the 8085, a signal on one of the inputs TRAP, RST5.5, RST6.5 or RST 7.5 causes execution of an internal RST instruction with the next executed instruction coming from addresses 24H, 2CH, 34H or 3CH respectively.